Publications
620 results found
Lee DU, Luk W, Villasenor J, et al., 2005, The effects of polynomial degrees, New algorithms, architectures and applications for reconfigurable computing: 13th international conference on Field-programmable logic and applications, Lisbon, September 2003, Pages: 301-313
Lee D, Abdul Gaffar A, Luk W, et al., 2005, MiniBit: Bit-width optimization via affine arithmetic, Design Automation Conference (DAC), July 2005
Wiangtong T, Cheung PYK, Luk W, 2005, A unified codesign environment for the UltraSONIC reconfigurable computer, New algorithms, architectures and applications for reconfigurable computing, Editors: Lysaught, Rosentiel, Pages: 81-92, ISBN: 9781402031274
Thomas DB, Luk W, 2005, High quality uniform random number generation for massively parallel simulations in FPGAs, Los Alamitos, International conference on reconfigurable computing and FPGAs, 28 - 30 September 2005, Puebla City, MEXICO, Publisher: Ieee Computer Society, Pages: 84-91
Baker P, Todman T, Styles H, et al., 2005, Reconfigurable designs for radiosity, Los Alamitos, 13th annual ieee symposium on field-programmable custom computing machines, 18 - 20 April 2005, Napa, CA, Publisher: Ieee Computer Soc, Pages: 95-104
Lee D, Abdul Gaffar A, Luk W, et al., 2005, MiniBit: Bit-width optimization via affine arithmetic, Design Automation Conference (DAC), July 2005
Rissa T, Donlin A, Luk W, 2005, Evaluation of SystemC modelling of reconfigurable embedded systems, Los Alamitos, Design, automation and test in europe conference and exhibition (DATE 05), Munich, Germany, 7 - 11 March 2005, Publisher: IEEE Computer Soc, Pages: 253-258
Thomas DB, Luk W, 2005, High quality uniform random number generation for massively parallel simulations in FPGAs, Los Alamitos, International conference on reconfigurable computing and FPGAs, 28 - 30 September 2005, Puebla City, MEXICO, Publisher: Ieee Computer Society, Pages: 84-91
Coutinho JGF, Jiang J, Luk W, 2005, Interleaving behavioral and cycle-accurate descriptions for reconfigurable hardware compilation, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Publisher: IEEE COMPUTER SOC, Pages: 245-254
- Author Web Link
- Cite
- Citations: 8
Lee D, Abdul Gaffar A, Mencer O, et al., 2005, MiniBit: bit-width optimization via affine arithmetic, the 42nd Annual Conference on Design Automation, Pages: 837-840
Pell O, Luk W, 2005, Resolving quartz overloading, Berlin, 13th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, 3 - 6 October 2005, Saarbrucken, Germany, Publisher: Springer-Verlag, Pages: 380-383
Melis WJC, Turkington K, Whitton A, et al., 2005, Cell based motion estimators for reconfigurable platforms, Athens, International conference on engineering of reconfigurable systems and algorithms, 27 - 30 June 2005, Las Vegas, NV, Publisher: C S R e A Press, Pages: 218-224
Thomas DB, Luk W, 2005, High quality uniform random number generation through LUT optimised linear recurrences, New York, IEEE international conference on field programmable technology, 11 - 14 December 2005, Singapore, SINGAPORE, Publisher: Ieee, Pages: 61-68
Cheung C, Lee D, Mencer O, et al., 2005, Automating Custom-Precision Function Evaluation for Embedded Processors, ACM/IEEE International Conference on Compilers, Architecture, and\r\nSynthesis for Embedded Systems (CASES), San Francisco, Sept, 2005
Pell O, Luk W, 2005, Quartz: a framework for correct and efficient reconfigurable design, Los Alamitos, International conference on reconfigurable computing and FPGAs, 28 - 30 September 2005, Puebla City, MEXICO, Publisher: Ieee Computer Soc, Pages: 100-107
Fidjeland A, Luk W, 2005, An overview of high-level synthesis of multiprocessors for logic programming, 4th IEEE International Conference on Field Programmable Technology, Publisher: IEEE, Pages: 333-334
Lee DU, Luk W, Villasenor JD, et al., 2004, A Gaussian noise generator for hardware-based simulations, IEEE TRANSACTIONS ON COMPUTERS, Vol: 53, Pages: 1523-1534, ISSN: 0018-9340
- Author Web Link
- Cite
- Citations: 49
Styles H, Luk W, 2004, Exploiting program branch probabilities in hardware compilation, 13th International Conference on Field-Programmable Logic and Applications (FPL 2003), Publisher: IEEE COMPUTER SOC, Pages: 1408-1419, ISSN: 0018-9340
- Author Web Link
- Cite
- Citations: 7
Mencer O, Luk W, 2004, Parameterized high throughput function evaluation for FPGAs, IEEE International Conference on Acoustics, Speech, and Signal Processing, Publisher: SPRINGER, Pages: 17-25, ISSN: 0922-5773
- Author Web Link
- Cite
- Citations: 11
Cheung RCC, Brown A, Luk W, et al., 2004, A scalable hardware architecture for prime number validation, 3rd International Conference on Field-Programmable Technology, Publisher: IEEE, Pages: 177-184
- Author Web Link
- Cite
- Citations: 7
Gaffar AA, Mencer O, Luk W, et al., 2004, Unifying bit-width optimisation for fixed-point and floating-point designs, Los Alamitos, 12th annual IEEE symposium on field-programmable custom computing machines, Napa, Ca, 2004, Publisher: IEEE Computer Soc, Pages: 79-88
Lee DU, Luk W, Wang C, et al., 2004, A flexible hardware encoder for low-density parity-check codes, Los Alamitos, 12th annual IEEE symposium on field-programmable custom computing machines, Napa, Ca, Publisher: IEEE Computer Soc, Pages: 101-111
Todman T, Luk W, 2004, Methods and tools for high-resolution Imaging, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, Publisher: Springer-Verlag, Pages: 627-636
Rissa T, Cheung PYK, Luk W, 2004, SoftSONIC: a customisable modular platform for video applications, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, Publisher: Springer-Verlag, Pages: 54-63
Chu WWS, Dimond RG, Perrott S, et al., 2004, Customisable EPIC processor: architecture and tools, Los Alamitos, Design, automation and test in Europe conference and exhibition (DATE 04), Paris, France, Publisher: IEEE Computer Soc, Pages: 236-241
Telle N, Luk W, Cheung RCC, 2004, Customising hardware designs for elliptic curve cryptography, Berlin, 4th SAMOS international workshop, Samos, Greece, Publisher: Springer-Verlag, Pages: 274-283
Styles H, Thomas DB, Luk W, 2004, Pipelining designs with loop-carried dependencies, New York, 3rd international conference on field-programmable technology DEC 06-08, 2004 Univ Queensland, Brisbane, AUSTRALIA, Publisher: IEEE, Pages: 255-262
Luk W, 2004, Customising processors: design-time and run-time opportunities, Berlin, 4th SAMOS international workshop, Samos, Greece, Publisher: Springer-Verlag, Pages: 49-58
Thomas DB, Luk W, 2004, Implementing graphics shaders using FPGAs, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, Publisher: Springer-Verlag, Pages: 1173-1173
Wilton SJE, Ang SS, Luk W, 2004, The impact of pipelining on energy per operation in field-programmable gate arrays, Berlin, 14th international conference on field-programmable logic and applications, Publisher: Springer-Verlag, Pages: 719-728
This data is extracted from the Web of Science and reproduced under a licence from Thomson Reuters. You may not copy or re-distribute this data in whole or in part without the written consent of the Science business of Thomson Reuters.