Publications
620 results found
Rissa T, Luk W, Cheung PYK, 2004, Automated combination of simulation and hardware prototyping, Athens, International conference on engineering of reconfigurable systems and algorithms (ERSA 04), Las Vegas, NV, 2004, Publisher: C S R e A Press, Pages: 184-193
Todman T, Coutinho JGF, Luk W, 2004, Customisable hardware compilation, Athens, International conference on engineering of reconfigurable systems and algorithms (ERSA 04), Las Vegas, NV, 2004, Publisher: C S R e A Press, Pages: 18-27
Lee DU, Gaffar AA, Mencer O, et al., 2004, Adaptive range reduction for hardware function evaluation, New York, 3rd international conference on field-programmable technology DEC 06-08, 2004 Univ Queensland, Brisbane, AUSTRALIA, Publisher: IEEE, Pages: 169-176
Lee DU, Mencer O, Pearce DJ, et al., 2004, Automating optimized table-with-polynomial function evaluation for FPGAs, Berlin, 14th international conference on field-programmable logic and applications, Leuven, Belgium, Publisher: Springer-Verlag, Pages: 364-373
Lee DU, Luk W, Wang C, et al., 2004, A flexible hardware encoder for low-density parity-check codes, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Publisher: IEEE COMPUTER SOC, Pages: 101-111
- Author Web Link
- Cite
- Citations: 28
Todman T, Luk W, 2004, Memory optimisations for high-resolution imaging, New York, 3rd international conference on field-programmable technology DEC 06-08, 2004 Univ Queensland, Brisbane, AUSTRALIA, Publisher: IEEE, Pages: 153-160
Cheung RCC, Brown A, Luk W, et al., 2004, A scalable hardware architecture for prime number validation, New York, 3rd international conference on field-programmable technology DEC 06-08, 2004 Univ Queensland, Brisbane, AUSTRALIA, Publisher: IEEE, Pages: 177-184
Sedcole P, Cheung PYK, Constantinides G, et al., 2004, A Structured Methodology for System-on-an-FPGA Design, Pages: 1047-1051
Constantinides G A, Cheung, P Y K, et al., 2003, Wordlength optimization for linear digital signal processing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol: 22, Pages: 1432-1442, ISSN: 0278-0070
Abdallah AE, Luk W, 2003, Formal methods for engineering special-purpose parallel systems introduction to minitrack
Jiang J, Luk W, Rueckert D, 2003, FPGA-based computation of free-form deformations in medical image registration, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 234-241
Wiangtong T, Cheung PYK, Luk W, 2003, Cluster-driven hardware/software partitioning and scheduling approach for a reconfigurable computer system, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 1071-1074
Wiangtong T, Cheung PYK, Luk W, 2003, A unified codesign run-time environment for the UltraSONIC reconfigurable computer, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, 1 - 3 September 2003, Publisher: Springer-Verlag Berlin, Pages: 396-405
Styles H, Luk W, 2003, Branch optimisation techniques for hardware compilation, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 324-333
Lee TK, Derbyshire A, Luk W, et al., 2003, High-level language extensions for run-time reconfigurable systems, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 144-151
Todman T, Luk W, 2003, Real-time extensions to a C-like hardware description language, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, Publisher: IEEE Computer Soc, Pages: 302-304
Jiang J, Luk W, Rueckert D, 2003, FPGA-based computation of free-form deformations in medical image registration, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 234-241
Coutinho JGF, Luk W, 2003, Source-directed transformations for hardware compilation, New York, 2nd international conference on field-programmable technology (ICFPT 2003), Univ Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 278-285
Mencer O, Pearce DJ, Howes LW, et al., 2003, Design space exploration with a stream compiler, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 270-277
Lee TK, Yusuf S, Luk W, et al., 2003, Compiling policy descriptions into reconfigurable firewall processors, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, Publisher: IEEE Computer Soc, Pages: 39-48
Lee TK, Yusuf S, Luk W, et al., 2003, Irregular reconfigurable CAM structures for firewall applications, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 890-899
Haglund P, Mincer O, Luk W, et al., 2003, PyHDL: hardware scripting with python, Athens, International conference on engineering of reconfigurable systems and algorithms, Las Vegas, Nevada, 2003s, Publisher: CSREA Press, Pages: 288-291
Lee TK, Yusuf S, Luk W, et al., 2003, Compiling policy descriptions into reconfigurable firewall processors, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, Publisher: IEEE Computer Soc, Pages: 39-48
Lee DU, Luk W, Villasenor J, et al., 2003, A hardware Gaussian noise generator for channel code evaluation, Los Alamitos, 11th annual IEEE symposium on field-programmable custom computing machines (FCCM 2003), Napa, California, Publisher: IEEE Computer Soc, Pages: 69-78
Fidjeland A, Luk W, 2003, Customising parallelism and caching for machine learning, New York, 2nd international conference on field-programmable technology (ICFPT 2003), University of Tokyo, Tokyo, Japan, Publisher: IEEE, Pages: 204-211
Lee DU, Luk W, Villasenor J, et al., 2003, Hierarchical segmentation schemes for function evaluation, New York, 2nd international conference on field-programmable technology (ICFPT 2003), Univ Tokyo, Tokyo, Japan, 15 - 17 December 2003, Publisher: IEEE, Pages: 92-99
Wiangtong T, Cheung PYK, Luk W, 2003, A unified codesign run-time environment for the UltraSONIC reconfigurable computer, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 396-405
Jiang J, Luk W, Rueckert D, 2003, FPGA-based computation of free-form deformations, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 1057-1061
Haglund P, Mencer O, Luk W, et al., 2003, Hardware design with a scripting language, Berlin, 13th international conference on field-programmable logic and applications (FPL 2003), Lisbon, Portugal, Publisher: Springer-Verlag, Pages: 1040-1043
Constantinides GA, Cheung PYK, Luk W, 2003, Synthesis of Saturation Arithmetic Architectures, ACM Transactions on Design Automation of Electronic Systems, Vol: 8, Pages: 334-354
This data is extracted from the Web of Science and reproduced under a licence from Thomson Reuters. You may not copy or re-distribute this data in whole or in part without the written consent of the Science business of Thomson Reuters.