Publications

BibTex format

@article{Thomas:2012,
author = {Thomas, DB and Luk, W},
journal = {IEEE Transactions on Very Large Scale Integration Systems},
title = {The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures},
url = {http://dx.doi.org/10.1109/TVLSI.2012.2194171},
volume = {PP},
year = {2012}
}

Download

RIS format (EndNote, RefMan)

TY  - JOUR
AB  - Field-programmable gate array (FPGA) optimized random number generators (RNGs) are more resource-efficient than software-optimized RNGs because they can take advantage of bitwise operations and FPGA-specific features. However, it is difficult to concisely describe FPGA-optimized RNGs, so they are not commonly used in real-world designs. This paper describes a type of FPGA RNG called a LUT-SR RNG, which takes advantage of bitwise XOR operations and the ability to turn lookup tables (LUTs) into shift registers of varying lengths. This provides a good resource-quality balance compared to previous FPGA-optimized generators, between the previous high-resource high-period LUT-FIFO RNGs and low-resource low-quality LUT-OPT RNGs, with quality comparable to the best software generators. The LUT-SR generators can also be expressed using a simple C++ algorithm contained within this paper, allowing 60 fully-specified LUT-SR RNGs with different characteristics to be embedded in this paper, backed up by an online set of very high speed integrated circuit hardware description language (VHDL) generators and test benches.
AU  - Thomas,DB
AU  - Luk,W
PY  - 2012///
TI  - The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures
T2  - IEEE Transactions on Very Large Scale Integration Systems
UR  - http://dx.doi.org/10.1109/TVLSI.2012.2194171
UR  - http://hdl.handle.net/10044/1/15310
VL  - PP
ER  -

Download

ProfessorWayneLuk

Contact

Location

Summary

Citation

BibTex format

RIS format (EndNote, RefMan)