Imperial College London

ProfessorWayneLuk

Faculty of EngineeringDepartment of Computing

Professor of Computer Engineering
 
 
 
//

Contact

 

+44 (0)20 7594 8313w.luk Website

 
 
//

Location

 

434Huxley BuildingSouth Kensington Campus

//

Summary

 

Publications

Citation

BibTex format

@inproceedings{Shan:2012,
author = {Shan, Y and Wang, Z and Wang, W and Hao, Y and Wang, Y and Tsoi, K and Luk, W and Yang, H},
pages = {29--32},
publisher = {IEEE},
title = {FPGA based Memory Efficient High Resolution Stereo Vision System for Video Tolling},
url = {https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000315988000005&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=a2bf6146997ec60c407a63945d4e92bb},
year = {2012}
}

RIS format (EndNote, RefMan)

TY  - CPAPER
AU - Shan,Y
AU - Wang,Z
AU - Wang,W
AU - Hao,Y
AU - Wang,Y
AU - Tsoi,K
AU - Luk,W
AU - Yang,H
EP - 32
PB - IEEE
PY - 2012///
SP - 29
TI - FPGA based Memory Efficient High Resolution Stereo Vision System for Video Tolling
UR - https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000315988000005&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=a2bf6146997ec60c407a63945d4e92bb
ER -