Solutions to Nigeria’s newborn mortality rate might lie in existing innovations
Research into more efficient AI hardware and software supported by AMD donation
Imperial and Vietnamese partners explore UK and Vietnam's pathways to net zero
More News@article{Bottrell:2014:10.1109/TPEL.2013.2279162,
author = {Bottrell, N and Green, TC},
doi = {10.1109/TPEL.2013.2279162},
journal = {IEEE Transactions on Power Electronics},
pages = {3786--3797},
title = {Comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up},
url = {http://dx.doi.org/10.1109/TPEL.2013.2279162},
volume = {29},
year = {2014}
}
TY - JOUR
AB - Transient stability of a power network requires that generators remain synchronized and return to normal power export once a fault is cleared. For inverter-interfaced generators, one must ensure that current and voltage limiters do not latch-up and that controller integrators do not wind-up. A comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up is presented. A voltage-controlled inverter with an inner current controller is used in this paper. Instantaneous limiting (saturation) and latched limiting with a variety of reset strategies are tested to check for correct operation when a fault is applied and cleared. All the cases were tested on an experimental system using 10-kVA inverters and low-impedance three-phase faults. The experimental results showing the current and voltage waveforms of the inverter are presented to test whether each strategy correctly transitioned from current limiting to normal operation once the fault was cleared and to examine the extent to which controller wind-up was a problem. Conclusions are drawn as to which current-limiting strategies provide good performance in ride-through and recovery from faults.
AU - Bottrell,N
AU - Green,TC
DO - 10.1109/TPEL.2013.2279162
EP - 3797
PY - 2014///
SN - 0885-8993
SP - 3786
TI - Comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up
T2 - IEEE Transactions on Power Electronics
UR - http://dx.doi.org/10.1109/TPEL.2013.2279162
UR - http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000332013100050&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202
UR - https://ieeexplore.ieee.org/document/6584824
UR - http://hdl.handle.net/10044/1/13973
VL - 29
ER -